

# Lessons for Beginning Digital Electronic Engineering



Rev. 003 (MLK Day/2026)

## Section 03 – Learning More Advanced Logic




Covers a number of the most used logic circuits. First starting with more advanced computer memory logic and then proceeding with concepts of separate internal mechanisms of the computer's central processing unit (CPU). This will include arithmetic/logical operations and principles of input and output for the real world.

### Bus Architecture



Bus architecture is the glue that binds nearly all components together in a digital system...

- First, we will examine the mechanical (physical) parts that are put together to form a digital electronic system.
- Next, we will take this opportunity to describe the actual definition of a computer and how it works with buses.
- Finally, we will begin to explore digital electronic logic chip components in much greater detail...




Copyright © 2024-2026 [www.AutomatedWord.com](http://www.AutomatedWord.com)  
All Rights Reserved

## Table of Contents

Electronic TRI-State Buffering (74244 8-Line TRI-State Buffer)	2
Electronic TRI-State Buffering (74245 8-Line TRI-State Bus Transceiver)	3
Arithmetic Processing (74283 4-Bit Full Adder) – Cascading Logic and Refactoring	4
Arithmetic Processing (74283 4-Bit Full Adder) – Parallel / Linear Logic	5
Exercise 8 – Create an 8-Bit Full Adder from Two 74283s	6
Arithmetic Processing (7485 4-Bit Magnitude Comparator)	7
Exercise 9 – Create an 8-Bit Magnitude Comparator from Two 7485s	8
Engineering Analysis (7485 4-Bit Magnitude Comparator)	9
Engineering Analysis/Design – Developing the ALU (Arithmetic/Logic Unit)	10
Developing a Memory Model for 32-Bit CPU Processing	11
Engineering a Memory Module with a 32-Bit Data Path	12
Engineering a Memory Module with a 32-Bit Data Path (Detail)	13
The D Latch (A 1-Bit Memory Component)	14
The 74373 8-Bit Transparent Latch – (An 8-Bit Memory Cell on a Chip)	15
Exercise 10 – The 74373 8-Bit Transparent Latch	16

“Digital parts work together in a circuit like people play their best parts in a community!”


## Electronic TRI-State Buffering (74244 8-Bit TRI-State Buffer/Line Driver)



74244 Pinout

A TRI-State buffer is a special electronic gate that has a third state besides 5-volts and 0-volts (1 and 0). The third state, without getting into too much technical specification, is where the gate's output can be set to what is called the high-impedance state. Essentially this means, for all practical purposes, the gate disconnects itself from the circuit its output leads are connected to. The TRI-State buffer provides the only way to get around the rule of not connecting the outputs of logic gates together - allowing different gates to take turns driving the same inputs.

The schematic diagram below demonstrates the usefulness of this component when separate logic processes want to feed a common output (typically, a data bus). The 74244 gives you two 4-bit 3-state noninverting buffers.



BDEE\_Section03\_Page01f  
Copyright © 2024-2025 www.automatedword.com, all rights reserved.

If you remember rule #1 of connecting logic gates – that you can never connect the output of logic gates together. TRI-State buffering provides the one exception to that rule. The above schematic shows that several different functions within the CPU want to place their results on the system data bus – well, this can be done with the help of a “TRI-State Buffer”. This buffer is not a logic gate but, it has a specialized output. Its output can be put into what is called the “High Impedance State” which means that, for all intents and purposes, it has disconnected itself from the bus. The connected leads stay in place but no logical signal can be emitted on its output leads. This state is referred to as the “Z” state in documents.

The logical process of sending data over the data bus from any number of sources can be accomplished provided that each source takes its turn to access the bus. The 74138 on the left is reacting to the CPU signals during an instruction cycle and this establishes the marshalling process which allows only one function at a time to place its function results on the data bus. In the above schematic, the CPU signals (OPCODE 0 – 3) have selected the ANDSTORE function to send its result while the others are shut down.

It should be noted that these buffers are also specialized compared to the normal logic gate outputs in that they are able to drive up to 20-24 standard logic inputs and this makes them very useful for driving busses of all types – busses are usually connected to many components at a time (like RAM modules). You can view the datasheet for the 74373 in the BDEE Course Quick Datasheet Viewer: [74LS244](#)

[7400 Series Guide: 74LS244 \(3-state buffers\)](#)

[What Makes Tristate Buffers Unique in Circuit Design](#)

[YouTube - Tristate Buffers](#)

[Tri-State Buffers - Avoiding Bus Contention](#)

[YouTube - Tri State Digital Buffer - Multiple Drive Logic](#)

[Three-state logic - Wikipedia](#)


[How does a TRI-State buffer work - Do It Easy With ScienceProg](#)

[Buffers for Digital Logic Gates](#)


[YouTube - Half vs Full Duplex in Tri-State Buffer](#)

[Create Tri-State Buffer in VHDL – Nandland](#)

## Electronic TRI-State Buffering (74245 8-Bit TRI-State Bus Transceiver)



The 74245 is a bidirectional bus transceiver. It helps data flow between two separate buses, enabling communication in both directions. The chip has 8 data lines that connect each bus on either side of the chip. You control the direction of data flow with the direction (DIR) input. When you set DIR to HIGH, data moves from bus A to bus B. And when you set DIR to LOW, data travels from bus B to bus A. A 74245 replaces two 74244's.



Copyright © 2024-2025 www.automatedword.com, all rights reserved.

The 74245 is also a TRI-State Buffer component like the 74244. However, it is designed to fulfill a very specific purpose within digital electronic circuitry and that is to facilitate a bi-directional bus. The quintessential example of a bidirectional bus is the system data bus of a computer. In almost every computer system design there exists a pathway for the CPU to send a byte of data to RAM for storage as well as to read a byte that has already been stored in RAM back to the CPU. It would be inefficient for the design to have two different data busses – one for the CPU to send a byte to RAM and yet another to receive a byte from RAM back to the CPU. So, this is where the 74245 comes in very handy...

You can think of it this way: The 74245 has a set of 8 pins on one side (side A) and another set of 8 on the other side (side B). Each set of pins can be either inputs or outputs depending upon the signal level of the "DIR" input pin. When DIR is high (1), the A-side pins become inputs and the B-side pins become outputs thus allowing voltage level signals to travel through the chip from A to B. Conversely, when DIR is low (0), the B-side pins become inputs and the A-side pins become outputs thus allowing voltage level signals to travel through the chip in the other direction, from B to A. The Output Enable pin (OE) will turn the outputs to the high-impedance (high-Z) state if OE is high (1) else, if OE is low (0) then high-Z is off.


If you think about it, you can accomplish the exact same Tri-State functionality by using two 74244's each facing the opposite direction and being wired to the bus as is depicted in the above diagram. But why use twice as many chips to accomplish the same task – it is a lot more wiring and consumption of power.

The above schematic shows a 74245 at either end of a system data bus – one at the CPU and the other at a RAM module thus facilitating an efficient bi-directional data bus. This displays among other buffering circuitry a very common specific operation which the 74245 is perfectly designed for. Datasheet: [74LS245](#)

[7400 Series Guide: 74LS245 \(Octal Bus Transceiver\)](#)

[YouTube - How To Test 74LS245 Transceiver](#)


# Arithmetic Processing (74283 4-Bit Full Adder)



## An Example of Cascading Logic

Truth Table

$C_{in}$	A	B	$S_{sum}$	$C_{out}$
0	0	0	0	0
0	1	0	1	0
0	0	1	1	0
0	1	1	0	1
1	0	0	1	0
1	1	0	0	1
1	0	1	0	1
1	1	1	1	1





The 74283 4-Bit Full Adder will add two 4-bit numbers and produce the 4-bit result (including a carry bit). It is a great example of a chip that can participate in a cascading logic structure. This means it has a carry-out output pin which can be fed to another 74283's carry-in input pin. If you link two 74283s in this cascading fashion, it will be able to add two full bytes and also produce a carry-out bit.

In essence you can link as many 74283s together to add any two numbers of  $x$  amount of bits and produce a result of  $(x + 1)$  bits for the result where the last bit is the final carry-out. It is not uncommon for an Arithmetic/Logic Unit (ALU) to perform addition as well as subtraction and other arithmetic process on full quad-words in this typical cascading logic type structure.

## An Example of Refactoring...

Implementation of a 1-Bit Full Adder with NAND gates




BDEE\_Section03\_Page04a  
Copyright © 2024-2025 www.automatedword.com, all rights reserved.

## Complete Refactoring

### Refactoring

The NAND gate implementation

First, look for unnecessary double negatives. These top two NAND gates perform a double negative.



Next, look for simple redundancy of gate functions...

This is doing the same thing as the first A, B input NAND gate

Replace it with this gate's output

### 2

The last step is not very intuitive but we can get rid of one more NAND gate...

We get rid of this gate...  
by changing where the inputs of the upper NAND gate are coming from


### 3

Refactoring is finished  
Total 9 NAND gates are required to implement a Full Adder.

Here we will begin to examine the circuitry that allows computers and other electronic devices to analyze and manipulate data to make calculations and otherwise, process data. What could be more fundamental than being able to add two numbers together. Although, in this slide, we begin to discuss a particular chip known as the 74283 – a 4-Bit Full Adder, we will first cover types of circuits that are used to accomplish complex tasks in small bites and how they can be scaled up to handle large scale processes. For example, this slide covers the simplest circuit that can add one column of binary numbers – this means adding one number that is only one column (1 bit) wide with another number which is also only one bit. By replicating this same simple circuit many times over and then chaining them together from one carry-out to the next carry-in makes it possible to add two numbers of as many columns as needed for very large numbers.

As a side note, this is also a perfect circuit to demonstrate the notion of “refactoring”. When implemented as NAND gates we can get a glimpse of a process that I will leave you to learn in more advanced courses. Ultimately, this is called “Cascading” type logic.


## Parallel / Linear Logic (Non-Cascading)




MAXIMUM ADD TIMES		MAXIMUM POWER DISSIPATION PER ADDER	
TYPE	TWO 8-BIT WORDS	TWO 16-BIT WORDS	PER ADDER
'283	23ns	43ns	310 mW
'LS283	25ns	45ns	95 mW
'S283	15ns	30ns	510 mW

**TEXAS INSTRUMENTS  
4-BIT BINARY FULL ADDERS  
WITH LOOK-AHEAD CARRY**

## Arithmetic Processing (74283 4-Bit Full Adder)



## Cascading Logic (At the chip level)



BDEE\_Section03\_Page05f  
Copyright © 2024-2026 www.automatedword.com, all rights reserved.

As it turns out this slide depicts the real internal workings of the 74283. While the previous slide explained a logic circuit by “cascading” a repetition of a minimal circuit in order to scale up to a much larger task and as elegant a notion as it might seem, it is very seldom, if ever, the most efficient design of a circuit. By that I mean it is usually terribly slow in its operation as the circuit requires the electrons to flow through too many logic gates in succession (consecutive or serial fashion) in order to arrive at the final summing outputs – especially to the carry-out.



Here is a more detailed explanation... If we say that the propagation time for a TTL gate embedded in a chip is about 5ns nanoseconds then, looking back on the last slide of the “cascading” 1-bit adders starting from the rightmost part of the circuit, the worst case path through all four bits of addition starts with A0, B0 and Cin (carry in). From there the worst case scenario is through three gates to arrive at that first bit’s Cout (carry out) – 15ns. That means the next bit will not receive the necessary Cout signal from the first bit until after 15ns meaning, under the worst case scenario, the second bit cannot finish its calculation to its Cout for another 10ns as that must go through at least two more gates. Likewise, for the same reason, the final two 1-bit adders must wait for the previous Cout which adds another 10ns each despite the fact that all four A and B inputs will begin to process the addition in parallel (at the same time), each column must wait for the previous carry-out before it can complete its column’s addition. A total worst case scenario of 45ns.

The schematic on the left depicts how the real 74283 circuit is designed to accomplish the same addition of two 4-Bit numbers in only the worst case of 25ns as shown on its [datasheet from Texas Instruments](#). Even though it has more gates than the cascading design, there are only five stages of consecutive flow. In other words, as shown in the TI schematic you will see 5 groups of gates – all the gates in a group are processing signals at the same time so if you examine it carefully you will notice that the longest path for this circuit is no more than five consecutive gates. The schematic is typically drawn to illustrate this fact. On the right is our circuit design for cascading two 74283’s.


The 74283 chip has Cin and Cout pins so they can be connected from one chip’s Cout to the next chip’s Cin in a circuit so they can be cascaded to add two very large numbers together keeping in mind that each cascaded chip adds 20ns to the final summing process as stated in the depicted datasheet numbers. So, all technologies used being equal, the 74283, due to its Parallel/Linear logic design, is capable of adding two 16-bit words in the same amount of time that it takes a cascade design to add a half of a byte (two nibbles) together.

## Exercise: 8

## Arithmetic Processing (74283 4-Bit Full Adder)



The purpose of this exercise is to test a circuit which cascades two 74283's and simulate the A and B 1-byte registers of an ALU (Arithmetic/Logic Unit) for adding two 1-byte numbers. The two 8-line DIP switches are used to simulate the bit values retained in the A and B registers. The 8-line LED panel should indicate the sum of any given setting of the switches and the yellow discrete LED should also indicate any carry-out condition.



## NOTE:

This exercise represents the first one during this course where the illustration of the breadboard will no longer illustrate the exact wiring of the circuit and this will be the norm for the rest of the course.

The breadboard illustrations will only be used to provide a guide for where to place the major components of the circuit – this guide should be followed exactly ensuring exercises will build upon each other because some exercises will require critical amounts of the breadboard real estate.

Also, from this point on you will have to rely on the schematic diagram to determine your exact connections from the logical block diagrams of individual chips which will only have logic-labels for pin connections. You will have to refer to the pinout diagrams to determine which pin on the chip is associated with a given logic-label.

BDEE\_Section03\_Page05i  
Copyright © 2024-2025 www.automatedword.com, all rights reserved.

When you have constructed this exercise make sure you have turned all eight switches to the OFF position on both 8-line DIP switches before testing... When power is turned on, all LEDs should be off.

The best live test for this circuit is to start with the A-Register switches. First, make sure that all the B-Register switches are OFF (this, of course, will represent a value of 0 in the B-Register). Next, start turning the switches of the A-Register ON from right to left. Since you are adding the value of A to the value 0, you should see the LED panel light turn on corresponding to each switch of the A-Register that you switch ON (from right to left).

Next, turn all of the A-Register switches OFF so that A represents 0 and perform the same right to left function on the B-Register switches. You should see the LED panel lights turn on corresponding to the B-Register switches as they are switched ON of course, because you are adding B + 0.

Finally, with all the B-Register switches left ON, add 1 (the rightmost switch) from the A-Register and you should see all the lights of the LED panel go off and the Carry-out LED should turn on. This will be the correct result of adding 255 + 1 – the Carry-out represents 2 to the eighth power column (or, 256). When this test is complete, you can be assured that all of your wiring has made the correct connections and any number you enter in the A or B registers will be properly added together (including Carry-out).

Did you know that the 74LS283 is also used to subtract numbers?...

Datasheet Viewer: [74LS283](#)

[Electronics Hub - Binary Adder and Subtractor Circuits](#)

[CircuitVerse - 4-bit adder and subtractor](#)

[YouTube - 4-Bit Full Adder \(with 7-segment display\)](#)

[YouTube - Designing a 7-segment hex decoder](#)

[Electronics Lab - Binary Subtractor - Binary Adder](#)


[YouTube - 7483 WITH PROTEUS SOFTWARE](#)

[Carry Look-Ahead Adder - Working, Circuit and Truth Table](#)

[YouTube - The 74283 4 BIT ADDER](#)

Binary vs. Binary Coded Decimal: [YouTube – BCD \(Binary Coded Decimal\) Adder – Neso Academy](#)

# Arithmetic Processing (7485 4-Bit Magnitude Comparator)



Copyright © 2024-2025 www.automatedword.com, all rights reserved.



A computer needs to be able to sense an outcome of a process in order to make decisions about how to proceed during its operation. The magnitude comparator is a good example for how a computer can test the condition of the result of arithmetic operations. Since the magnitude comparator senses the fundamental relationship between two numbers – that is, to decipher if the numbers are less than or greater than each other or, if they are in fact equal. By testing the Boolean value of the three output lines (A<B, A>B and A=B) for “true” or “false” (1 or 0) this gives the CPU the essential tool for deciding one of three possible paths to take for proceeding in its operation regarding numerical processing.

If a computer is useful at all, it is certainly made more useful if it can make decisions in an automatic fashion and the magnitude comparator is part of that type of mechanism. The 7485 4-bit magnitude comparator takes two 4-bit numbers for comparison and issues that relationship at its output pins. The three output pins are always in one of the three possible states and that is, one of the pins is emitting a high signal (1 for “true”) and the other two pins are emitting a low signal (0 for “false”). The logic circuitry of a CPU can be wired to incorporate these output signals as input for circuitry that will determine the procedure of operation. This will become apparent as we design our CPU in Section 04.


One important note about this slide is the specification information given by Fairchild Semiconductor's [datasheet for the 74LS85](#). You should note the table in the lower left of the slide above. This type of table appears on every datasheet from the manufacturers of digital electronic chips. When you look at any of these datasheets, among a slew of information about the electronic properties of the inputs and outputs of the chip and, usually at the end of it, you will notice this type of a table where the propagation delay of its well tested operation is listed – just look for the table where the “Unit” is “ns” which stands for nanoseconds (billions of a second). You should also see this table for the 74LS283 adder on [page 5](#). We will be incorporating this type of information in our engineering analysis as we begin to design our BDEE Computer on schematic diagram sheets in the slides to come.

## Exercise: 9

## Arithmetic Processing (7485 4-Bit Magnitude Comparator)



The purpose of this exercise is to build a circuit that will simulate internal functions of the ALU. The Arithmetic/Logic Unit which works in conjunction with the CPU is largely a collection of functions, each of which, have an internal bus input from two 32-bit CPU registers typically labeled the "A" and "B" registers. These registers are chunks of data that will be combined in functions like adding, subtracting and comparing as well as other arithmetic or logical processes which will end in a resulting 32-bit data ready for storing in RAM. Here are 2 common functions.



BDEE\_Section03\_Page07c  
Copyright © 2024-2025 www.automatedword.com, all rights reserved.


When you have constructed this exercise make sure you have turned all eight switches to the off position on both 8-line DIP switches before testing... Now this may seem a bit tedious compared to testing the 74283 Adder, but you will know that your circuit is 100% correct shortly without testing every possible pair of numbers. First, when power is turned on, all LEDs should reflect the A=B state. Since all switches are OFF, you are of course, comparing 0 to 0 and so, the A<B and the A>B LEDs should be off while the A=B LED should be on.

Next, switch the 1's column bit ON (the rightmost switch) of the A-Register. On the B-Register, turn the 2's column bit ON (left of rightmost switch) and you should see that the output LEDs reflect the A<B state. Now, turn the B-Register switch OFF and, on the B-Register, turn the 1's column bit on (rightmost switch) – you should see the output LEDs reflect the A=B state. Now, turn all switches off on both the A and B.


Next, turn the 2's column bit on (left of the rightmost switch) of the A-Register. On the B-Register, turn the 4's column bit on (left of the 2's column) and you should see that the output LEDs reflect the A<B state. Now, turn the B-Register switch off and, on the B-Register, turn the 2's column bit on – you should see the output LEDs reflect the A=B state. Now, turn off the B-Register switch and turn the 1's column switch on and notice that the output LED's reflect the A>B state. Now, turn all switches off on both the A and B.

Finally, proceed in this same manner setting the next higher order bit to the left on the A-Register and test it against the B-Register where you systematically turn on one bit higher than what is on the A-Register the, the same bit and finally, the one bit lower all the while check that the output LEDs reflect the proper state.

If all the possible states appear on the output LEDs, you can now be assured that your wiring is correct and that the cascaded comparators will accurately compare any two 1-byte numbers (0 - 255).



# Engineering Analysis (7485 4-Bit Magnitude Comparator)



BDEE Section03 Page07a  
Copyright © 2024-2025 www.AutomatedWord.com, all rights reserved.

On the left side of this slide is a page taken from the datasheet of the [Texas Instruments 74LS85](#). Very often, the chip manufacturer will insert pages in their datasheets that show "Typical Application Data" (as they have titled this page) or something to that effect. This is to demonstrate how the chip can be used in its most effective and most efficient way and also it may reveal technologies or methodologies used in the underlying electronics. In this case, the page reveals something very important about the 74LS85 regarding its speed and logical performance which we are about to discuss. Note that this would be the same regardless of who the manufacturer is because all of them comply to industry wide standards.


You should understand that one could design a circuit to compare numbers of virtually any size by simply cascading the logic (at the chip level) as we did in the previous exercise. However, if you want to compare two 32-bit numbers with a simple cascaded design, it will take 8 chips and this would take 192ns to complete a 32-bit comparison as is implied elsewhere in the datasheet. So, on this "Typical Application Data" page, the manufacturer is showing us that if we configure a circuit in a way that utilizes a Parallel/Linear approach while minimizing Cascading we can achieve significantly faster propagation delay as we do intend to compare double-words (4-byte words) or, 32-bit numbers in our BDEE Computer...

First, notice that the leftmost bank of 7485s feed their A<B and A>B outputs to the final 7485's B and A inputs, respectively. If you think about it, this is a perfectly valid approach of interpreting those output signal as being actual data. This is an inherent property of the internal circuitry which can be traced.

Finally, in order to compare 24-bit numbers (3-byte words) with 6 chips but yet only 1 stage of cascading, the page shows us something else – that another inherent property of the internal circuitry will allow the comparison of the lowest order bits from A and B of the upper (higher order) chips on the right to be connected to the A>B and A<B inputs respectively as long as A=B input is tied low (0). So, with all this knowledge, I designed our 32-bit comparator on the right side of the slide for 72ns instead of 192ns.

# Engineering Analysis (74283 4-Bit Full Adder) (7485 4-Bit Magnitude Comparator)

## ALU\_ADDSTORE



Worst Case Propagation Delay (8 Chips) = 85ns  
Using 'LS283s

TWO 8-BIT WORDS  
'283 23ns  
'LS283 25ns  
'S283 15ns

TWO 16-BIT WORDS  
'283 43ns  
'LS283 45ns  
'S283 30ns

TYPICAL POWER DISSIPATION PER ADDER  
310 mW  
95 mW  
510 mW

NOTE: All components can be made with 74'LS TTL chip versions.




The inputs for both for these ALU functions are from the A and B Register busses (A0 - A31) and (B0 - B31).

The output of the ALU\_ADDSTORE function is the C-Bus (C0 - C31), otherwise, known as the Accumulator which can be stored back in RAM. The Carry-Out (CFLAG) is a Condition made available to the CPU for a decision making process.

NOTE:  
Worst case propagation delay...  
(Z to Output):  
74LS244 (30ns)  
74F244 (10ns)

## ALU\_COMPARE



Two Stages Cascading (9 Chips) = 72ns  
Using LS85s

A+B (in)  
A-B (in)  
A+B (out)  
A-B (out)  
A&B (out)

7485  
A3  
A2  
A1  
B1  
S0  
GND

NOTE: All components can be made with 74'LS TTL chip versions.

Note:  
A < B, A = B and A > B outputs will be used directly by the CPU.

NOTE: This function has no execution signal since the comparison is made as soon as a value changes in either the A or B Register. Only the Conditional outputs are made available to the CPU for its decision making processes.

BDEE\_Section03\_Page07b  
Copyright © 2024-2025 www.AutomatedWord.com, all rights reserved.

To begin with, a computer's operation is dependent upon a notion that we call "Procedural Logic". This means it is a machine, or mechanism, that moves from state to state over a period of time – and by this, we mean that a computer should move through these states very quickly. For reasons that will be explained in detail later, our BDEE Computer will be designed to perform 5,000,000 instructions per second. This is extremely slow when compared to computers and cell phones today. They operate at billions of instructions per second – and super computers at trillions/sec. The technology of very large complex systems like today's computers and mobile phones has evolved to such a degree that the number of logic gates that can fit on a single chip is numbered in the billions and as it turns out, this process of scaling down in size has led to a large scaling up in processing power – huge leaps in speed.

The point is that our BDEE Computer, in order to perform 5,000 instructions/sec., will have an instruction cycle time of 200ns - 1 second divided by (1/200,000,000,000 "200 billionths") = 5,000,000. 200ns is 0.0000002 seconds. Without further explanation here, this means that any function performed by the CPU while processing data including testing outcomes of those processes must be accomplished in less than 100ns. So, while the ALU\_ADDSTORE module above accomplishes its 7 stages of cascading logic in 85ns, the ALU\_COMPARE operation needed a little more engineering analysis to come up with the circuitry that will conform to the 100ns restriction. The 74LS85 populated circuit shown above is 72ns.

The two schematic sheets in the above slide represent our first two official design sheets for modules that will make up the overall design of our BDEE Computer. They will be referred to by their Tag Names. Later, in Section 04, we will discuss how the computer becomes a state-machine driven by a clock pulse.

Module Datasheets ('LS Version): [74LS283](#) – [74LS85](#) – [74LS244](#) / ('F, or Fast Version) [74F244](#)  
[74LS85 ICs | Online Electronics Simulator](#)      [4 Bit Magnitude Comparator Logic Circuit Diagrams](#)  
[YouTube - Design a Magnitude Comparator in Digital Logic Design? 1-bit, 2-bit, 3-bit, n-bit Comparator](#)

## Developing a Memory Model for 32-Bit CPU Processing

Standard Single-Byte Access Memory									
Byte									
Address	7	6	5	4	3	2	1	0	
1048575	0	1	1	0	0	0	0	1	"a" 97
1048574	0	0	1	0	0	0	0	0	" " 32
1048573	0	1	1	0	1	1	1	0	"n" 110
1048572	0	1	1	0	1	1	1	1	"o" 111
1048571	0	1	1	1	0	0	0	0	"p" 112
1048570	0	1	1	1	0	1	0	1	"u" 113
1048569	0	0	1	0	0	0	0	0	" " 32
1048568	0	1	1	0	0	1	0	1	"e" 101
1048567	0	1	1	0	0	0	1	1	"c" 99
1048566	0	1	1	0	1	1	1	0	"n" 110
1048565	0	1	0	0	1	1	1	1	"O" 73
1048564	0	0	0	0	1	0	0	1	TAB 9
...	...	...	...	...	...	...	...	...	...
0788951	0	1	0	1	0	1	0	1	85
0788950	1	1	1	1	1	1	1	1	255
0788949	0	0	0	0	0	0	0	0	0
0788948	1	1	0	1	1	0	0	1	21
...	...	...	...	...	...	...	...	...	...
0000003	A								
0000002	B								
0000001	C								
0000000	D								
	An	...	A2	A1	A0				

Full Address Is Used

Data Types: ASCII Char, Tiny Int  
(Typical) Bit-Wise Logical

## Standard Byte Access

NOTE: Operand Access is the same as Double-Word access except Byte-A is neither fetched nor stored.

Copyright © 2024-2025 www.AutomatedWord.com, all rights reserved

There came a point (I think, in the late 1970's / early 1980's) that a huge leap in computer processing power needed to happen in order for us to experience the kind of hardware we have today (laptops and cell phones). After much development in software (programming) concepts, it became apparent that for the most part, the "Integer" was a very useful size of numerical data in terms of developing the vast majority of applications. In other words, the 32-bit word length was able to represent a sizable enough number to facilitate the most common algorithms for the typical programs of the most common everyday uses of computers. The 32-bit number happens to be 2,147,483,248 – approximately 2.15 billion.


What would cause the giant leap in processing power (mostly in terms of speed) is the ability for the CPU to retrieve and store, as well as, process “Integers” (4-byte words) all at the same time in a single cycle of operation as opposed to going through many more cycles of processing individual bytes. And, part of this leap forward is to re-design memory (RAM) to transport, store and retrieve four bytes at a time (during one memory access cycle). This is what this slide is all about – designing a concept for this type of RAM.

In this concept we also retain the ability for the CPU to access and store smaller chunks of data because they have their uses as well. For example, it would become a terrible waste of RAM space if each number used in an algorithm that would never exceed, say, 65,536 had to be stored in four bytes or, double-byte characters, the same, when they could be more efficiently (space-wise) stored in two bytes at a time. Ultimately, this concept of retaining capabilities also applies to byte sized data – it is better not to lose it. This concept, you might say, is a good example of “maintaining backwards compatibility” – for hardware.

Anyway, the long and short of it is we provide 4 different ways for the CPU to access different sized data. Leftmost in the layout above is the retained standard single-byte access which uses the entire address (all of its bits). Next (to the right), is the Word (Short Integer) and then Double-Word (Integer) and finally, the Operand – a method for efficiently modifying actual machine instructions we will talk about later.

## RAM Module (1 of 16)

## Engineering a Memory Module with a 32-Bit Data Path and 24-Bit Address



This is the implementation of our 32-bit wide data access memory module designed specifically for our BDEE Computer. There are some engineering concepts that will be covered in more detail to follow but, for now, let's start with this: All inputs into this module must connect with a single (one, and only one) logic input on this board. The reason for this is pretty simple. At the other end of those lines is the CPU or other component of the system which is driving the bus lines with a TR-State Buffer/Line-Driver. Those buffer/line-drivers have a nice wide fan-out capability as they are expected to be connected to many inputs along the system-wide busses they will be driving.

As with the ALU\_ADDSTORE and ALU\_COMPARE modules, this module has engineering considerations that must be addressed in order for it to fit the overall design of accommodating a 200ns instruction cycle. We will be using a different family of 7400 TTL chips. Manufacturers of 7400 chips also produce what is called the "F" series and we will be using "F" series chips in the design of this memory module. They operate much faster than the "LS" versions. In fact, most 74F series chips are at least twice as fast as their 74LS versions and in several cases can be as much as three or four times faster.


Here includes the list of parts for the memory module including links to the datasheets for each chip. You should compare speeds between the LS and F version of these chips (just look for "ns" in the "Unit" column of the tables)...

<a href="#">7485</a>	(1)	<a href="#">F85</a>	4-Bit Magnitude Comparator
<a href="#">74244</a>	(2)	<a href="#">F244</a>	Octal TRI-State Buffer (use <a href="#">LS244</a> )
<a href="#">74245</a>	(4)	<a href="#">F245</a>	Octal TRI-State Bus Transceiver (use <a href="#">LS245</a> )
<a href="#">74139</a>	(3)	<a href="#">F139</a>	Dual 2-Bit to 4-Line Decoder
<a href="#">7421</a>	(8)	<a href="#">F21</a>	Dual 4-Input AND Gate
<a href="#">7400</a>	(3)	<a href="#">F00</a>	Quad 2-Input NAND Gate
<a href="#">7432</a>	(6)	<a href="#">F32</a>	Quad 2-Input OR Gate
<a href="#">7404</a>	(1)	<a href="#">F04</a>	Hex Inverter
<a href="#">7407</a>	(1)	<a href="#">F07</a>	Hex Non-Inverting Buffer
SRAM	(16)	64Kx8 – 512K-Bit (use 25ns)	ISSI– <a href="#">IS61C512</a> Winbond– <a href="#">W24M512</a> UMC– <a href="#">UM61512A</a>

Here are three possible SRAM chips that could be used...

## RAM\_Module (Detail)

# Engineering a Memory Module with a 32-Bit Data Path and 24-Bit Address



Since the RAM\_Module has four rows of RAM chips to select from, this slide is a detailed view of the circuitry used to select which of the chips in that row will be selected dependent upon the signals from the CPU (OPMOD0 and OPMOD1). Each row of RAM chips in this module have exactly the same circuitry for selecting the individual chips. One row at a time is selected by address A18 and A19.

The above slide depicts the first row under selection by A18 and A19 going to the second 2x4 decoder of the main 74139. As the CPU has issued a "01" on OPMOD0 and OPMOD1, a single individual byte has been selected because the first 2x4 decoder in the main 74139 is reading those signals. The 74139 highlighted in blue is responsible for selecting the individual byte by enabling RAM chip "01" which is selected by the low-order address bits A0 and A1. This is when the RAM chip will read or write the byte.

I have noted the chip propagation delay times for the "F" versions of the chips in the above schematic and you should notice that the worst case scenario of 50ns to select individual RAM chips is when the CPU is asking to select the high-order two bytes during a "Short Integer" (Word) access.

During any memory read or write cycle (which are performed in exactly the same amount of time), the CPU has set all of the signal, address and data line to this module – there is no intervening clock cycle with these new RAM chips. It has set all control lines for Read or Write and Access-Mode, it has placed the intended address on the address bus as well as any data on the data bus (if it is a memory write cycle) all at the same time at the very beginning of the memory access cycle.

Apparently, for the past few years, there has been advancement in Dynamic RAM (DRAM) as opposed to Static RAM (SRAM) and DRAM is now fast enough to become the predominant technology in use...

[SRAM vs DRAM vs SDRAM](#)

[YouTube - RAM Timing Explained](#)

[The Full Guide to RAM Speeds](#)

[YouTube - Does RAM Speed REALLY Matter?](#)

[Best DRAMs For AI](#)


[DDR5 RAM in 2025 |GamerTech](#)



## The D Latch (Quickstart Tutorial)


December 13, 2022 by Omar Muñoz Urias

The D Latch is a logic circuit most frequently used for storing data in digital systems. It is based on the S-R latch, but it doesn't have an "undefined" or "invalid" state problem. In this tutorial, you will learn how it works, its truth table, and how to build one with logic gates.



### What is a D Latch?

A D latch can store a bit value, either 1 or 0. When its Enable pin is HIGH, the value on the D pin will be stored on the Q output. It builds upon the design of the [S-R latch](#), with a few added [logic gates](#). You can see a D Latch circuit based on the S-R latch built with [NAND gates](#) below:



The [inverter](#) on the input makes sure the S and the R inputs are always opposites, to avoid the invalid state of both being 1. The two NAND gates create a new input, E (Enable), that lets you control when you want to change the output to whatever is on the D input.

This means that the output Q can only change when the enable signal is 1 If it's 0, the output is unaffected by any changes on D.

### What's the Difference Between Latch and Flip-Flop?

The terms *latch* and *flip flop* are sometimes incorrectly used as synonyms since both can store a bit (1 or 0) at their outputs.

While a *latch* can change its output at any time as long as it's enabled, a *flip flop* is an edge-triggered device that needs a clock transition to change its output.

### More Digital Electronics Tutorials

[The Binary Number System](#)

[Logic Gates: AND, OR, NOT, NAND, NOR, XOR, XNOR](#)

[The S-R Latch](#)

[The D Latch](#)

[The D Flip-Flop](#)

[The JK Flip-Flop](#)

[The T Flip-Flop](#)

[The Shift Register](#)

[Binary Adders: The Half Adder](#)

[Binary Adders: The Full Adder](#)

[How To Use Open Collector Outputs](#)


[4000 Series IC Tutorials](#)

[7400 Series IC Tutorials](#)

**NOTE:**  
This sheet is an excerpt from a page at a website not affiliated with AutomatedWord.com.  
The page is from - [www.build-electronic-circuits.com/d-latch](http://www.build-electronic-circuits.com/d-latch)  
A link is provided below...


## The D Latch (A 1-Bit Memory)

Here we take the opportunity to mix a little analog electronics with traditional digital electronics. Once in a great while a product runs out of board space or, for electrical reasons there is simply not enough room to fit another chip. So, we will start with the layout of a 1-bit D-type latch and morph it into a design that will fit...




Notice that the D-type latch only needs one NOT gate (inverter)...

If you remember way back to the beginning of the course, the very first circuit that you built was a NOT gate or, inverter, as we typically call it - doesn't it look familiar? Let's replace the 7404 NOT gate chip with our home-made inverter...



And, doesn't this look like a single 7400 chip will be able to supply the four NAND gates that will be necessary?

Here is the final schematic plan for a 1-bit latch - including the pin numbers for an actual 7400 2-Input NAND gate chip. And, of course, the inverter made with a 2N2222 transistor and a couple of resistors which will replace a necessary 7404 Hex inverter chip.



You never know when you might have to be innovative to bring a product to market!

BDEE\_Section03\_Page11a  
Copyright © 2024-2025 www.AutomatedWord.com, all rights reserved.

Link to BuildElectronicCircuits - [The D Latch \(Quickstart Tutorial\)](#)

This is the fundamental way that a bit of data (1 or 0) is remembered in digital electronics. It starts with the S-R Latch (also explained in the set of tutorials if you go to the website). The S-R produces a 1 at the Q output and a 0 at the Q-compliment output when S ("Set") is brought low temporarily. Likewise, the opposite occurs when R ("Reset") is brought low temporarily – that is that the Q is set to 0 and Q-compliment is set to 1. Q and Q-compliment remain unchanged until S or R are momentarily lowered.


The D Latch builds upon the S-R to conform to a common usage as a persisted bit of memory by adding inputs that are conducive to common circuitry for memory operations in CPU circuitry (which is basically identical to circuitry found in static RAM memory cells). The inputs to a D Latch are "D" (for a bit of Data) and "E" (for Enable). Essentially, in this D-type configuration, the state of the D input (1 or 0) is carried to the Q output when E is raised to 1. What makes this a "Transparent" latch is the fact that as long as E is high, the value of D is copied to Q meaning that if D changes value while E is high, that changed value is also reflected in Q. Finally, when E is lowered, D is captured ("Latched") and Q is persisted until E goes high again. As long as E is low, a change in D's value will not be "Followed" to Q – Q is "remembered".

**THIS IS IMPORTANT!** – Watch these three videos in order...  
Moving into State Logic, you need to know Latches and Flip-Flops  
which comes later: [Latches in Digital Logic - GeeksforGeeks](#)


- 1) [YouTube – Basic SR Latch](#)
- 2) [YouTube – Gated SR Latch Examples](#)
- 3) [YouTube – The D Type Latch](#)

At this point you are very much encouraged to visit <https://www.buildecircuits.com> and explore the Tutorials. Having perused thousands of websites regarding digital electronics, I have found this one (among several others) to be one of the best written explanations of fundamental concepts. It may not be the most comprehensive library but, it is very good at explaining not only digital logic components but does a great job of describing some of the underlying electronics behind digital logic (something that is intentionally left out of this course). You should now have enough of a handle on the terminology of digital electronics to glean the essence of some technical documentation/discussion of the underlying electronic concepts.

## The 74373 8-Bit Transparent Latch (An 8-Bit Memory Cell on a Chip)



The 74373 is just like a RAM memory cell. You can write one byte of data into it which means it will be stored there and can be recalled thereafter at any time until you happen to store a byte of a different value overwriting it. As with any D type latch, when the E (Enable) input is high, whatever values at the D inputs are present are copied to the latches' Q outputs. When E is lowered to the zero state, the Q outputs are not changeable - they remain in a "remembered" state available to be retrieved thereafter until E is raised again. Just like a RAM memory cell, the Q outputs are tied to TRI-State buffers. This means that when you want to recall what was written before (Read it) you must lower OE (Output Enable) to 0. As long as OE is low, the TRI-State buffers are connecting the Q outputs to the circuit making their values "readable".



NOTE: Worst case propagation delay (Z to Output): 74LS373 (28ns) / 74F373 (11ns)

BDEE\_Section03\_Page11b



This slide represents another installment of the design sheets for our BDEE Computer. This sheet is the design for the ALU\_NOTSTORE function which will need a little further explanation. If I have not mentioned it before, our BDEE computer will have an ALU (an Arithmetic/Logic Unit) which is a part of the CPU (the Central Processing Unit). The ALU contains a number of functions specifically designed for the manipulation of data – essentially meaning, the processing of data. The ALU is divided into sections, each of which perform a function. For example, one section is devoted entirely to adding two numbers together and another to subtracting one number from another – we have already designed and created the sheets for adding numbers (ALU\_ADDSTORE) as well as comparing two numbers (ALU\_COMPARE). All in all, there can be several dozen separate functions in a modern computer but, our BDEE computer will be much simpler in order to better understand the overall operational circuitry.

The ALU\_NOTSTORE function boils down to the following process... At times during the operation of the computer, the CPU will perform an ALU function and want to store the outcome (result) of that function into memory (RAM). The resulting data will be placed on an internal 32-bit data bus as can be seen in the lower part of the above schematic as four grey colored pathways which represent four 8-bit data channels. These pathways (bus channels) will ultimately connect to the system data bus to the right but, before doing so, notice that there is a tie into a section of 7404 chips which are inverters and, in turn, the inverter outputs are tied to the inputs of four 74373s where the values of what are on those input lines can be stored. What is happening here is described as simply this: Whatever data the CPU sends to RAM will also be inverted and stored in the bank of 74373s. This is called "the data's compliment" and the purpose for storing the data's compliment in 74373s is explained below... Datasheet Viewer: [74LS373](#)

Fairly often in programming algorithms it is desired to form the compliment of a result of a mathematical or logic operation. By performing this operation automatically when any math or logic function is performed, it makes it very convenient for the CPU to then store that complimented value into RAM in a later step.

## Exercise: 10



## Data Latching Process (74373 8-Line Latch with TRI-State Output)



The purpose of this exercise is to test the 74373 as a memory device. We will build upon exercise 8 - utilizing the two 74283 adder chips which will first entail removing any extra circuitry beyond exercise 8. In this circuit, you will rewire the outputs from the 74283s that go directly to the LED panel and plug them into the appropriate inputs of the 74373. Next, you will add the two momentary switches along with the pull-up and pull-down resistors and connect them to the 74373 LE and OE.

### CHALLENGE:

The challenge is to allow the carry-out flag to be saved along with the sum. Rewire the carry-out line as seen at point **x** and add a wire at point **y** to lead into this 1-Bit latch...



BDEE\_Section03\_Page11k

This exercise will demonstrate how the 74373 chip performs its functions as a D latch memory. It will have all the functions that a part of a memory cell has in a RAM chip's stack of memory cells. The only difference is that a RAM memory cell has selection logic as it is, of course, in a huge collection of cells where one has to be selected first.

So, to test this circuit, please turn all switches OFF on the A and B registers before turning on the power. When you turn the power on, you should see that all LED lights are off – This should be the case because the 74373 is a TRI-State device and, if you have wired everything correctly, there should be a 1 at the OE input (Output Enable) of the 74373. This means the Q outputs are basically disconnected from the lines going to the LED panel and, therefore, not supplying any voltage to the LEDs. This will always be the case until you press the momentary “Read” button. Now, press the “Read” button momentarily and you should see that still, no LEDs turn on. This is because the initial state of the 74373 after turning power on should be all eight D latches contain 0’s.

Next, without pressing the “Read” or “Write” buttons, enter any two numbers on your A and B registers and then press the “Read” button again and you should still see no LEDs turn on. This is because the 74373 is still holding the value 0 in its memory. So, release the “Read” button and now momentarily press the “Write” button – it will only take a very quick tap that will instantly write the summation that is already on the 74283 Adder outputs into the 74373’s D latches. Then, the next time you press the “Read” button you should finally see the sum of your addition.

Now, as a final test, without pressing the “Read” or “Write” buttons, enter completely different numbers on your A and B registers and then press the “Read” button again. Hopefully, you are not surprised to see that the LED lights still show results of your previous addition. You must “Write” the results of additions in order to “Read” them.

The CHALLENGE part of this exercise is to build a 1-bit D latch from a single 7400 NAND gate chip and a 2N2222 transistor so that the carry-out line can be remembered also for the CPU to be able to read it with the sum results. After all, the 74373 only provides 8 bits of memory but a summation of two 8-bit numbers may also produce a carry.

And now, for something completely different - a diverse usage of a 74373 – The problem is: There are 8 players in a quiz type game, they might all think they have the answer and are all reaching out to press their buzzer-buttons simultaneously! – Who will be First? - [YouTube - Quiz Buzzer Circuit for Eight players using a 74LS373](#)